Formal Verification
579
浏览
0
关注

In the context of hardware and software systems, formal verification is the act of Mathematical proof|proving or disproving the correctness (computer science)|correctness of intended algorithms underlying a system with respect to a certain formal specification or property, using formal methods of mathematics. Formal verification can be helpful in proving the correctness of systems such as: cryptographic protocols, Combinational logic|combinational circuits, digital circuits with internal memory, and software expressed as source code. The verification of these systems is done by providing a formal proof on an abstract mathematical model of the system, the correspondence between the mathematical model and the nature of the system being otherwise known by construction. Examples of mathematical objects often used to model systems are: finite state machines, labelled transition systems, Petri nets, timed automaton|timed automata, hybrid automata, process algebra, formal semantics of...
[展开]
相关概念
Formal Model    
Case Study    
State Space    
Real Time    
主要的会议/期刊
演化趋势
Chart will load here
Formal Verification文章数量变化趋势

Feedback
Feedback
Feedback
我想反馈:
排行榜