Statistical High-Level Synthesis under Process Variability
A PHP Error was encountered
Message: Undefined index: id
Line Number: 218
CMOS process variability is a major challenge in deep-submicron SoC designs. The variations in transistor parameters are complicating both timing and power consumption prediction. This article surveys recent progress in the statistical high-level synthesis area.