0
喜欢
0
书签
声明论文
Statistical High-Level Synthesis under Process Variability   
摘  要:   CMOS process variability is a major challenge in deep-submicron SoC designs. The variations in transistor parameters are complicating both timing and power consumption prediction. This article surveys recent progress in the statistical high-level synthesis area.
发  表:   IEEE Design and Test of Computers  2009

论文统计图
共享有7个版本
 [展开全部版本] 

Bibtex
创新指数 
阅读指数 
重现指数 
论文点评
还没有人点评哦

Feedback
Feedback
Feedback
我想反馈:
排行榜